← All parts
74HC107 Dual JK Flip-Flop
74HC107
Nexperiaic logic
The 74HC107 is a dual negative-edge triggered JK flip-flop with reset, featuring J and K inputs, clock (CP) and reset (R) inputs, and complementary Q and Q' outputs.
In stock
Specifications
3- Operating Voltage
- 2.0 V to 6.0 V (74HC107); 4.5 V to 5.5 V (74HCT107)
- Supply Current
- ≤ 50 mA
- Temperature Range
- -40 °C to +85 °C (25°C typical); -40 °C to +125 °C (74HC107)
Pinout
14| Pin | Name | Functions | Notes |
|---|---|---|---|
| 1 | J1 | GPIO | synchronous J input |
| 2 | Q1' | GND | complement output |
| 3 | Q1 | GPIO | true output |
| 4 | K1 | GPIO | synchronous K input |
| 5 | CP1 | GPIO | clock input (HIGH-to-LOW edge-triggered) |
| 6 | Q2' | GND | complement output |
| 7 | GND | GND | ground (0 V) |
| 8 | J2 | GPIO | synchronous J input |
| 9 | R2 | GPIO | asynchronous reset input (active LOW) |
| 10 | Q2 | GPIO | true output |
| 11 | K2 | GPIO | synchronous K input |
| 12 | CP2 | GPIO | clock input (HIGH-to-LOW edge-triggered) |
| 13 | R1 | GPIO | asynchronous reset input (active LOW) |
| 14 | VCC | POWER | supply voltage |
Interactive pinout
Highlight:
74HC107
Click a pin to copy its name · tap a tag above to spotlight a bus.